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ABSTRACT 
A PLL circuit uses a multiple frequency range PLL in order 
to phase lock input signals having a wide range of frequen- 
cies. The PLL includes a VCO capable of operating in 
multiple different frequency ranges and a divider bank 
independently configurable to divide the output of the VCO. 
Afrequency detector detects a frequency of the input signal 
and a frequency selector selects an appropriate frequency 
range for the PLL. The frequency selector automatically 
switches the PLL to a different frequency range as needed in 
response to a change in the input signal frequency. Fre- 
quency range hysteresis is implemented to avoid operating 
the PLL near a frequency range boundary. 
(57) 
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WIDE BANDWIDTH PHASE-LOCKED LOOP 
CIRCUIT 
Although the multiple frequency ranges of the PSCB PLL 
allow it to phase lock either high or low frequencies, the 
bandwidth of each frequency range is still relatively narrow. 
In other words, once the PSCB is configured to operate in a 
s particular frequency range, it is effectively dedicated to that 
frequency range and will be unsuitable for use in applica- 
tions requiring different frequency ranges or broader band- 
widths. 
WIDE BANDWIDTH PHAS~-LOCKED L o o p  
CIRCUIT 
This invention relates to a phase-locked loop circuit 
having a wide bandwidth and a method of implementing the 
same. SUMMARY OF THE INVENTION 
10 
ORIGIN OF THE INVENTION The PLL circuit of the present invention uses a PLL 
having multiple frequency ranges to phase lock an input 
Of the United States Government and may be made and one of the multiple frequency ranges based on the frequency 
by or for the Government of the United States o f h e r i c a  for 15 of an input signal and configures the PLL to operate in the 
thereon or therefor. subsequently selected as necessary to track changes in the 
input signal frequency. 
In general, in one aspect, the invention relates to a wide 
frequency detector, a frequency range selector connected to 
The invention described herein was made by signal having a wide range of frequencies. The circuit selects 
governmental purposes without the payment Of any selected frequency range. A new frequency range may be 
BACKGROUND OF THE INVENTION 
The quality Of a tends to degrade as the 20 bandwidth phase-lock loop circuit. The circuit comprises a 
the frequency detector, and a PLL connected to the fie- 
quency range selector. The PLL can be configured to operate 
in a number of frequency ranges, and the frequency range 
having the Same frequency and wave form as the 25 selector configures the PLL to operate in one of these 
down a transmission line due to attenuation, 
interference, noise, and a number of other factors. One 
method Of for this problem at the receiving 
end is by using a Phase-locked loop C'PLL") to synthesize 
a 
original clock signal. FIG. 1 illustrates a functional block 
DC or low frequency signal having a voltage proportional to 
the phase difference between an input signal and an output 
from the 
12 and applied to the input of a voltage-controlled oscillator 
("VCO") 14. The VCO increases or decreases the frequency 
of the output signal based on the voltage of the signal from 35 
to the phase for phase comparison with the 
input signal, If the frequencies of the two signals are 
different, resulting in a phase difference, the phase compara- 
tor 10 adjusts the control signal voltage until the VCO 14 has 4o plurality Of frequency ranges based On the hut 
increased or decreased the output signal frequency 
output signal can be phase-locked with the input signal. 
frequency ranges based on information about the input 
In general, in another aspect, the invention relates to a 
method of phase locking a signal having a wide range of 
on an input signal frequency, selecting one of a plurality of 
information, and generating an output signal having a fie- 
quency within the selected frequency range. 
phase-lock loop circuit having a wide bandwidth. The circuit 
comprises means for obtaining information on an input 
frequency2 and for One Out Of a 
frequency information. The circuit also comprises means for 
diagram Of a basic pLL. A phase lo produces a signal frequency obtained by the frequency detector. 
(which acts as the reference for the phase 30 frequencies, The method comprises obtaining information lo). The DC or low frequency 
phase lo is by a low frequency loop frequency ranges based on the input signal frequency 
the phase comparator 10, The output signal is then fed back In genera', in another aspect, the invention to a 
ciently to eliminate the phase difference, In this way, the generating an Output having a frequency within the 
frequency range. 
pLLs generally have bandwidths and, therefore, Advantages of the invention include a PLLcircuit that can 
are limited in the range of frequencies the p L h  can phase 45 phase lock having a wide range Of frequencies. Other 
lock, A PLL designed for low frequency will not generally advantages Of the invention become apparent from the 
phase lock a high frequency signal, and vice versa. This 
makes the basic PLL unsuitable for use in applications 
where broad bandwidths are required. 
PLL with multiple frequency ranges such as in Cypress 
S e m ~ c o n d u c t o r ~ s  programmable skew clock buffer 
("PSCB"). This integrated circuit timing generator includes, chronizer. 
among other functions, an internal PLL with three user- 
selectable VCO frequency ranges: 15-30,25-50, and 40-80 ss chronizer 
MHz. A user may configure the PSCB VCO to oscillate in 
any one of the three ranges by setting the appropriate input 
pins. Furthermore, the output of the PSCB VCO may be 
divided by UP to a factor of four by appropriate selection of 
internal dividers. Division of the VCO output allows the 60 PLL. 
PSCB PLL to Phase lock signals having frequencies as low 
as 3.75 MHz (15 MHzc4=3.75 MHz) even though such 
frequencies are technically outside the lowest PSCB VCO 
frequency range. Data sheets and application notes for the 
PSCB may be obtained from Cypress Semiconductor's 65 
home page, http://www.cypress.com, and are incorporated 
herein by reference. 
description and the 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a block diagram of a basic PLL. 
FIG. 2 is a block diagram of the invention. 
FIG. 3 is a schematic diagram of a zero-crossing syn- 
FIG. 4 is a schematic diagram of a zero-crossing SYn- 
FIG. 5 is a flow diagram for a zero-crossing counter. 
FIG. 6 is a flow diagram for a range selector. 
FIG. 7 is a flow diagram for a range detector. 
FIG. 8 is a block diagram of a multiple frequency range 
FIG. 9 is a block diagram of a multiple frequency range 
One attempt to address this shortcoming is to provide the SO 
a 
PLL including an external divider, 
DETAILED DESCRIPTION OF THE 
PREFERRED EMBODIMENTS 
Referring to FIG. 2, a PLL circuit 20 has a frequency 
detector 22, a frequency range selector 24 connected to the 
US 6,859,509 B1 
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frequency detector 22, and a multiple frequency range PLL output of the flip-flop 34 is then applied to the other, inverted 
26 connected to the frequency range selector 24. The fre- input of the AND-gate 36. This arrangement prevents any 
quency detector 22 obtains the frequency of an input signal one cycle of the output of the flip-flop 30 from being counted 
and provides this information to the frequency range selector more than Once because the AND-gate 36 turns on only 
24. The frequency range selector 24 determines which one 5 when both the output of the flip-flop 32 is HIGH and the 
of a Plurality of frequency ranges the input signal frequency output of the flip-flop 34 is LOW. However, if a HIGH 
falls within and selects an appropriate frequency range for appears at the input of the flip-flop 32 for two or more the 
quency range pLL 26 generates an Output 
frequency range pLL 26. The fie- 
having a 
consecutive clock cycles, the output of the flip-flop 34 will 
go HIGH, thus turning off the AND-gate 36 and stopping the frequency within the selected frequency range and corre- 
sponding to the input signal frequency. If the input signal 
frequency changes such that a different PLLfrequency range The counter 38 is docked the 50 MHz dock 
is required, the frequency range selector 24 selects a new signal and is incremented only when the AND-gate 36 is 
frequency range and configures the PLL 26 accordingly. turned on. Again, this ensures each cycle of the output of the 
For purposes of this description, the input signal can have, flip-flop 30 is counted Only Once. 
but is not limited to, any frequency ranging approximately The zero-crossing counter 2% is implemented by pro- 
from 2 4 8  MHz. The frequency detector 22, frequency gramming the PLD to include a main counter 40 which is 
range selector 24, and multiple frequency range PLL 26 will clocked by the 50 MHz clock signal. The main counter 40 
now be discussed in detail. is used to time the interval during which the cycle counter 
38 counts the cycles of the input signal. 
In one embodiment, referring to FIG. 4, the input signal 
may be applied to the input of a voltage comparator 42 
10 count. 
20 Frequency Detector 
The frequency detector 22 obtains the frequency of the 
input signal, or more accurately, obtains the number of 
cycles (which is the inverse of frequency) in the input signal 
by counting the number of “zero-crossings” in the input 
instead of directly to the input of the flip-flop 30 to condition 
and shape the wave form of the input signal. The comparator 
signal over a predetermined time interval. Zero-crossing 25 42 outputs a L o w  when the voltage of the input signal drops 
refers to the transition of a signal from a logic HIGH to a below a reference voltage ofthe comparator 42 and a HIGH 
logic L o w  state, and vice versa, TWO consecutive zero- otherwise. The output of the comparator 42 is then applied 
crossings constitute one cycle. to the input of the flip-flop 30, thus providing clear, well- 
In one embodiment, the frequency detector 22 includes square to the 30. The reference 
two functional components, a zero-crossing synchronizer 3o voltage of the comparator 42 is Preferably set at halfway 
22a and a zero-crossing counter 22b. The function of the between the minimum and maximum voltage of the input 
zero-crossing synchronizer 22a is to synchronize the input signal to optimize the accuracy of the comparator 42. If 
signal to a global clock signal so that the zero-crossing a divider (not shown) be to 
counter 22b can accurately count the number of cycles in the reduce large swings in the 
input signal. The global clock signal may be provided, for 35 Operation of the frequency detector 22 is shown in FIG. 
example, by a 50 MHz crystal oscillator (not shown) 5 (with reference to FIG. 3). Upon receiving a pre-selected 
on-board the PLL circuit 20. Both the zero-crossing syn- signal from the frequency range selector 24 (STSO) via one 
chronizer 22a and zero-crossing counter 22b may be imple- of the PLD input pins, indicating that the frequency range 
merited using a single Alters EPM7064LC44-7 program- selector 24 is ready for a new count, the frequency detector 
mable logic device (“PLD”). Data sheets for the Alters PLD 4o 22 clears both the cycle counter 38 and the main counter 40 
are available from the company’s home page, http:// (ST51). The frequency detector 22 then starts both counters 
www.altera.com, and are incorporated herein by reference. 38, 40 (ST52, ST53) and, in some embodiments, sends a 
The zero-crossing synchronizer 22a may be implemented signal to the frequency range selector 24 via one of the PLD 
by programming three D-type flip-flops 30, 32, 34, an OUtpUt pins to indicate a Count is in progress. In some 
AND-gate 36, and a cycle counter 38 into the PLD, all of 45 embodiments, the main counter 40 counts from 0 to 2047 by 
which are graphically depicted in FIG. 3. The flip-flop 30 0% which takes 40.94 IUS to complete using the 50 MHz 
receives the input signal and is configured to divide the clock. During this time, the cycle counter 38 counts the 
frequency of the input signal by two. As should be well cycles of the input signal which are Propagating through the 
known to those having ordinary skill in the art, a 2-48 MHz flip-flops 30,32,34. When the main counter 40 reaches 2047 
input signal needs to be synchronized with a clock signal 50 (ST54), the frequency detector 22 stops both counters 38340 
having at least twice the maximum frequency of the input (ST551 and, in Some embodiments, sends a signal to the 
signal, or 96 M H ~  to prevent aliasing of the input signal, frequency detector 24 to indicate the count is finished. The 
Because the Altera PLD has a maximum operating fre- frequency detector 22 may then Provide the number of 
quency of only 83.3 MHz, it is necessary to reduce the cycles counted, Or the “count,” to the frequency detector 24 
maximum frequency of the input signal. Therefore, the 5s for frequency range determination, as Will be described 
flip-flop 30 has been configured to reduce the maximum further herein. 
input signal frequency by half (to 24 MHz), and the 50 MHz Frequency Range Selector 
clock signal is used as the synchronizing clock signal. The Referring again to FIG. 3, after receiving the count from 
flip-flop 32 receives the output of the flip-flop 30 and the frequency detector 22, the frequency range selector 24 
synchronizes the output of the flip-flop 30 to the 50 MHz 60 determines an appropriate frequency range based on the 
clock signal which also clocks the flip-flop 32. Because the count and configures the multiple frequency range PLL 26 
flip-flop 32 is clocked at more than twice the maximum to operate in that frequency range accordingly. In some 
output frequency of the flip-flop 30, aliasing should not embodiments, the frequency range selector 24 includes two 
occur, and all outputs from the flip-flop 30 should be latched functional components, a range detector 24a which deter- 
correctly by the flip-flop 32. 65 mines an appropriate frequency range for the count received, 
The output of the flip-flop 32 is applied to the input of the and a range selector 24b which confirms the frequency range 
flip-flop 34 and also to one input of the AND-gate 36. The and configures the multiple frequency range PLL 26 to 
US 6,859,509 B1 
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operate in that frequency range. Both functional components 
may be implemented also using an Altera PLD. 
In one embodiment, the PLD for the frequency range 
selector 24 uses a 12.5 MHz instead of the 50 MHz clock 
signal. The reason for this is, generally, the larger the amount 
of logic implemented by the PLD, the slower the PLD must 
be clocked. Therefore, because the frequency range selector 
24 requires more logic to implement relative to the fre- 
quency detector 22, the PLD for the frequency range selector 
24 must be clocked at a slower frequency. The 12.5 MHz 
clock signal may be a separate clock signal or it may be the 
same 50 MHz clock signal divided by four. Division by four 
of the 50 MHz clock signal may be implemented, for 
example, by configuring two T-type flip-flops (not shown) to 
divide by two each. 
The function of the range selector 24b as implemented by 
the PLD is shown in FIG. 6 (with further reference to FIG. 
3). Initially, the value of the currently selected frequency 
range is set to zero (ST60). Next, the range selector 24b 
obtains a new frequency range (ST61) from the range 
detector 24a. The range selector 24b then confirms the new 
frequency range is correct (ST62) in order to prevent propa- 
gation of spurious counts that may be due to noise or spikes 
on the input signal. In some embodiments, confirmation may 
be done by obtaining and comparing two or more consecu- 
tive new frequency ranges to see if they are the same. If the 
second new frequency range is different from the first, the 
first is discarded and the range selector 24b attempts to 
confirm the second. Once a new frequency range is 
confirmed, the range selector 24b compares it to the current 
frequency range (ST63). If they are the same, no change 
takes place and the current range is maintained. If they are 
different, the range selector 24b configures the multiple 
frequency range PLL 26 to operate in the new frequency 
range (ST64). The range selector 24b uses combinatorial 
logic programmed in the PLD to assert the appropriate input 
pins of the PLL 26 in order to configure the PLL 26. 
As previously mentioned, the range detector 24a deter- 
mines an appropriate frequency range based on the count 
received from the frequency detector 22. In one 
embodiment, the count falls within one of seven possible 
frequency ranges, the boundaries for which are listed in 
TABLE 1. The count in this embodiment has been divided 
by a factor of two by ignoring the least significant bit from 
each count received from the frequency detector 22. The 
resulting smaller counts allow the overall amount of logic 
required for processing the counts to be reduced. 
TABLE 1 
Range Minimum Maximum Minimum Maximum 
Number Frequency ( M E )  Frequency Count Count 
0 2 3.5625 20 36 
1 3.28125 5.9375 33 60 
2 5.25 9.5 53 97 
3 7.875 14.25 80 145 
4 13.125 2.75 134 243 
5 21 38 21s 389 
6 26.25 48 268 491 
As a side note, the counts listed in TABLE 1 may be 
converted into a using the following relationship: 
Frequency=(CountxSO MExDF)+2047 (Equation 1) 
where DF is a Division Factor, or a factor by which the input 
signal was divided at any point, for example, at the flip-flop 
30. For the counts listed in TABLE 1, the Division Factor DF 
6 
equals four to compensate for division by the flip-flop 30 and 
by the range detector 24a. 
The boundaries of the frequency ranges in TABLE 1 have 
been defined to overlap so that frequency range hysteresis 
s may be implemented. In general, the term “hysteresis” 
means the delaying of slowing down of an event such as the 
switching between the different frequency ranges. With 
frequency range hysteresis, a count falling within a bound- 
ary overlap will not cause a change of frequency range. Only 
i o  a count falling squarely within a different frequency range 
outside any boundary overlaps will result in a change of 
frequency range. Further explanation of frequency range 
hysteresis is provided by the following description of the 
range detector 24a function. 
As shown in FIG. 7 (and with reference to FIG. 3), to 
determine the correct frequency range for the PLL 26, the 
range detector 24a first obtains a count from the frequency 
detector 22 (ST70). The range detector 24a then assigns the 
value of the currently selected range number to a temporary 
20 placeholder (ST71), which will be referred to herein as 
“temp range” for purposes of clarity of the description. Next, 
if temp range equals Range 0 and the count is greater than 
the maximum count for Range 0, the range detector 24a 
assigns the value of Range 1 to temp range (ST72). If either 
25 of these conditions is not satisfied, the value of temp range 
remains unchanged. The range detector 24a then checks to 
see if temp range equals Range 1 and the count is greater 
than the maximum count for that range, and assigns the 
value of Range 2 to temp range if both conditions are met 
30 (ST73). The range detector 24a continues this manner of 
comparison for each range up to Range 6 (ST77), then 
reverses the process by comparing in descending order the 
minimum count for each range against the count obtained 
from the frequency detector 22 (ST78-ST83). After check- 
35 ing the count against each range in both ascending and 
descending order, the range detector 24a assigns the final 
value of temp range as the new range (ST84). This value 
may then be provided to the range selector 24b for configu- 
ration of the PLL 26 as needed. 
40 The foregoing selection process uses the overlaps 
between the frequency range boundaries to implement fre- 
quency range hysteresis, that is, counts falling within a 
boundary overlap will not cause a change of frequency 
range. This avoids the situation where an input signal 
45 frequency falls very near the boundary between two adjacent 
frequency ranges and causes the PLL26 to oscillate between 
the two frequency ranges. If there were no boundary 
overlaps, slight decreases and increases in the input signal 
frequency may cause the PLL26 to cross back and forth over 
SO the boundary, resulting in continuous switching back and 
forth between the two adjacent frequency ranges. 
IS 
Multiple Frequency Range PLL 
Referring now to FIG. 8, the multiple frequency range 
PLL 26 operates essentially like the basic PLL discussed in 
ss the background section with the exception that it has a 
plurality of possible frequency ranges. The components of 
the multiple frequency range PLL 26 include a phase com- 
parator 80, a loop filter 82, a VCO 84, and a divider bank 86, 
all connected as shown. The phase comparator 80 produces 
60 a DC or low frequency signal having a voltage proportional 
to the phase difference between the input signal and the 
output (or reference) signal. The loop filter 82 filters out any 
high frequency components that may be present in the DC 
or low frequency signal from the phase comparator 80 and 
65 passes the DC or low frequency signal to the VCO 84. The 
VCO 84 has multiple user-selectable frequency ranges and 
produces a signal having a frequency within one of these 
US 6,859,509 B1 
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frequency ranges. The frequency of the signal produced by other bandwidths and numbers of frequency ranges may 
the VCO 84 is proportional to the voltage of the signal from certainly be defined as required for a particular application. 
the phase comparator 80 (via the loop filter 82). The divider Also, although the frequency detector 22, frequency range 
bank 86 is independently ConfiWrable to divide the fre- selector 24, and multiple frequency range PLL 26 have been 
quencY of the signal from the vco 84 and to output this s described herein as separate components, in other embodi- 
divided signal as an output signal. In one embodiment, the ments they may all be combined in a single semiconductor 
vco 84 and the divider bank 86 are by the integrated circuit. In still other embodiments, they may be 
combination of the vco 84 and the divider bank 86 allows nation of discrete logic components and integrated circuits, 
In some embodiments, the multiple frequency range PLL only by the following claims, 
26 may be implemented using the PSCB from Cypress What is claimed is: 
Semiconductor (described in the background section). The 1, A wide bandwidth phase-lock loop circuit, comprising: 
operating ranges of the PSCB VCO are selectable via a 
of unknown frequency to detect frequency information FS=LOW (15-30 MHz), FS=MID (25-50 MHz), and of the input signal, the input signal being variable in FS=HIGH (40-80 MHz). Two additional, three-level Func- 
frequency over a plurality of predetermined frequency tion Select input pins (3F0, 3F1) may be used to configure ranges; the PSCB internal dividers to divide the output of the PSCB 
VCO by up to a factor of four and output this signal at the 2o a frequency range connected to the frequency 
PSCB output pins (3Q0, 3Q1). detector; 
In another embodiment, referring to FIG. 9, the frequency a Phase-locked loop connected to the frequency range 
of the output signal from the PLL 26 may be further divided selector and capable of phase-locking with the input 
by an external T-type flip-flop 90. As shown, the flip-flop 90 signal when configured to do so for each of the plurality 
is configured to divide the output signal frequency by a 25 of predetermined frequency ranges, wherein the fre- 
factor of two. This is useful, for example, in an embodiment quency range selector automatically determines the 
where the PLL 26 is implemented using the Cypress Semi- frequency range for the input signal and configures the 
conductor PSCB. Recall from the background section the phase-locked loop to generate an output signal within 
PSCB internal dividers can be configured to divide by up to one of the plurality of predetermined frequency ranges 
a factor of four, thus allowing the PSCB PLL to phase lock 3o based on the frequency information of the input signal, 
signals having frequencies as low as 3.75 MHz. Adding the said wide bandwidth phase-lock loop circuit being 
external flip-flop 90 to the PSCB increases that factor to operable for phase-locking to said input signal without 
eight, thus allowing the PSCB PLL to phase lock signals use of a sweep generator circuit to produce a sawtooth 
having frequencies as low as 1.875 MHz. In order to phase signal for sweeping a voltage controlled oscillator 
lock an input signal having a frequency of 2 MHz, for 35 through a frequency band around an estimated fre- 
example, the PSCB VCO would only have to generate a 16 quency of said input signal. 
MHz output signal (16 MHzc8=2 MHz), which is well 2. The circuit of claim 1, wherein the frequency range 
within the lowest frequency range of the PSCB vco (15-30 selector automatically determines the frequency range based 
MHz). Additional flip-flops may, of course, be added should on a comparison of the frequency ~nformation of the input 
it be necessary to phase lock signals having even lower 4o signal to a Plurality of Predetermined and fixed values. 
frequencies. 3. A wide bandwidth phase-lock loop circuit, comprising: 
TABLE 2 lists the frequency ranges and associated pin a frequency detector arranged to measure an input signal 
settings to configure the PSCB PLL according to one of unknown frequency to detect frequency information 
embodiment of the invention. The information contained in of the input signal, the input signal being variable in 
this table may be used by one having ordinary skill in the art 45 frequency over a plurality of predetermined frequency 
to develop the combinatorial logic of the frequency range ranges; 
selector 24 (shown in FIG. 3) for configuring the PSCB PLL. a frequency range selector connected to the frequency 
detector; 
TABLE 2 a phase-locked loop connected to the frequency range 
T-type 50 selector and capable of phase-locking with the input 
Range Covered Flip- signal when configured to do so for each of the plurality 
Number ( M E )  FS 3F1, 3F0 3Q0, 3Q1 Flop? of predetermined frequency ranges, wherein the fre- 
quency range selector automatically determines the 
frequency range for the input signal and configures the 
phase-locked loop to generate an output signal within 
one of the plurality of predetermined frequency ranges 
based on the frequency information of the input signal, 
wherein the frequency range selector employs fre- 
quency range hysteresis whereby the plurality of pre- 
determined frequency ranges are overlapping and the 
frequency range selector does not reconfigure the 
phase-locked loop to change frequency ranges when 
frequencies of the input signal are in overlapping 
frequency ranges. 
4. A wide bandwidth phase-lock loop circuit, comprising: 
a frequency detector arranged to measure an input signal 
of unknown frequency to detect frequency information 
frequency range 24 (as shown in 3). The implemented using discrete logic components, or a combi- 
the pLL 26 to 'perate in a plurality Of frequency ranges. 10 Accordingly, the scope of the invention should be limited 
three-level Function Select (FS) input pin as fo~~ows:  15 a frequency detector arranged to an hut 
Frequencies 
0 1.875-3.75 LOW HIGH, Divide by 4 Yes 
1 3.125-6.25 MID HIGH, Divide by 4 Yes 55 
2 5-10 HIGH HIGH, Divide by 4 Yes 
3 7.5-15 LOW LOW, LOW Divide by 2 No 
4 12.5-25 MID LOW, LOW Divide by 2 No 
5 20-40 HIGH LOW, LOW Divideby2 No 6o 
6 25-50 MID MID, MID Divideby 1 No 
HIGH 
HIGH 
HIGH 
It is to be understood the embodiments described herein 
are illustrative only, and other embodiments may be derived 
by one having ordinary skill in the art without departing 65 
from the scope of the invention. For example, TABLE 1 lists 
seven frequency ranges for a 248 MHz input signal, but 
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of the input signal, the input signal being variable in 
frequency over a plurality of predetermined frequency 
ranges; 
a frequency range selector connected to the frequency 
detector; 
ranges is an appropriate frequency range based on the 
frequency information of the input signal. 
7. The circuit of claim 6, wherein the frequency range 
selector further comprises a range selector Programmed for 
s confirming that at least two consecutive detections are in the 
a phase-locked loop connected to the frequency range 
signal when configured to do so for each of the plurality 
Same frequency range Prior to changing the frequency range. 
comparator for comparison with the input signal and con- 
selector and capable of phase-locking with the input 8. The circuit of claim 1, further comprising a voltage 
of predetermined frequency ranges, wherein the fie- 
quency range selector automatically determines the lo wave form Of the hut 
phase-locked loop to generate an output signal within 
one of the plurality of predetermined frequency ranges 
based on the frequency information of the input signal, 
wherein the frequency detector comprises a zero- 
crossing synchronizer that synchronizes the input sig- 
nal to a Predetermined and fixed rate clock signal to 
detect frequency information of the input signal. 
5. A wide bandwidth phase-lock loop circuit, comprising: 
a frequency detector arranged to measure an input signal 2o 
of unknown frequency to detect frequency information 
of the input signal, the input signal being variable in 
frequency over a plurality of predetermined frequency 
ranges; 
a frequency range selector connected to the frequency 
detector; 
a phase-locked loop connected to the frequency range 
selector and capable of phase-locking with the input 
signal when configured to do so for each of the plurality 3o signal are in overlapping frequency ranges. 
of predetermined frequency ranges, wherein the fre- 
quency range selector automatically determines the 
frequency range for the input signal and configures the 
nected to the frequency detector and adapted to condition a 
frequency range for the input signal and configures the 9. A method of Phase locking an input signal having a 
wide range Of frequencies, comprising: 
measuring frequency information of the input signal; 
selecting one out of a plurality of frequency ranges based 
on the frequency information obtained by said step of 
measuring; 
generating an output signal by phase-locking to the input 
signal within the selected frequency range; and 
confirming the selected frequency range by 
results of at least two of said steps of measuring prior 
to changing the selected frequency range. 
10. The method of claim 9, further comprising dividing a 
frequency of the output signal, 
11. The method of claim 9, further comprising employing 
frequency range hysteresis whereby the plurality of fre- 
quency ranges are overlapping and the frequency range 
selector does not reconfigure the phase-locked loop to 
change frequency ranges when frequencies of the input 
12. The method of claim 9, wherein the step of measuring 
frequency information of the input signal further comprises 
timing the input signal with respect to a known clock signal 
25 
phase-locked loop to generate an output signal within having a frequency higher than the input signal to thereby 
one of the plurality of predetermined frequency ranges 35 prevent one cycle of the input signal being counted more 
based on the frequency information of the input signal, than once due to degradation of the input signal. 
wherein the frequency detector comprises a zero- 13. The method of claim 9, further comprising synchro- 
crossing counter that counts zero-crossings of the input nizing the input signal to a previously known clock signal 
signal, the zero-crossing counting further comprising with a frequency higher than the input signal. 
logic circuitry timed by a pre-determined fixed-rate 4o 
clock signal with a clock frequency higher than the zero-crossings of the input signal. 
input signal, the logic circuitry being operable to pre- 
vent two zero-crossing counts being made during a ing a wave form of the input signal. 
single cycle of the input signal caused by degradation 
of the input signal. 
6. A wide bandwidth phase-lock loop circuit, comprising: 
a frequency detector arranged to measure an input signal 
of unknown frequency to detect frequency information 
of the input signal, the input signal being variable in 
frequency over a plurality of predetermined frequency 50 
ranges; 
a frequency range selector connected to the frequency 
detector; 
a phase-locked loop connected to the frequency range 
selector and capable of phase-locking with the input ss 
signal when configured to do so for each of the plurality 
of predetermined frequency ranges, wherein the fre- 
quency range selector automatically determines the 
frequency range for the input signal and configures the 
phase-locked loop to generate an output signal within 60 
one of the plurality of predetermined frequency ranges 
based on the frequency information of the input signal, 
wherein the frequency range selector comprises a range 
detector that is pre-programmed for automatically com- 
paring the frequency information with pre-determined 65 input signal are in overlapping frequency ranges. 
values and a presently set frequency range for detecting 
which one of the plurality of predetermined frequency 
14. The method of claim 9, further comprising counting 
15. The method of claim 9, further comprising condition- 
16. A phase-lock loop circuit having a wide bandwidth, 
45 comprising: 
means for measuring frequency information of an input 
signal; 
means for selecting one out of a plurality of frequency 
ranges based on a comparison of the measured fre- 
quency information of the input signal with at least one 
of a plurality of pre-determined and fixed values; and 
means for phase-locking to said input signal to thereby 
generate an output signal in the selected frequency 
range. 
17. The circuit of claim 16 wherein said means for 
phase-locking further comprises an integrated circuit oper- 
able over a plurality of frequency ranges wherein a particu- 
lar frequency range is selected utilizing a plurality of fre- 
quency range pin connections on said integrated circuit. 
18. The circuit of claim 16, wherein the means for 
selecting employs frequency range hysteresis whereby the 
plurality of frequency ranges are overlapping and the fre- 
quency range selector does not reconfigure the phase-locked 
loop to change frequency ranges when frequencies of the 
19. The circuit of claim 16, wherein the means for 
selecting confirms the selected frequency range based on a 
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currently selected frequency range which may or may not be 
the selected frequency range. 
20. The circuit of claim 16, wherein the means for 
measuring synchronizes the input signal to a previously 
known clock signal with a frequency higher than the input s 
signal. 
21. The circuit of claim 16, wherein the means for 
measuring counts zero-crossings of the input signal. 
22. The circuit of claim 16, further comprising means for 
conditioning a wave form of the input signal by comparing i o  
the input signal to a voltage comparator. 
23. A wide bandwidth phase-lock loop circuit, compris- 
ing: 
a frequency detector arranged to detect frequency infor- 
mation for an input signal, the frequency detector 15 
having a zero-crossing synchronizer for synchronizing 
the input signal to a clock signal and a zero-crossing 
counter for counting zero-crossings of the input signal; 
12 
a frequency range selector connected to the frequency 
detector and having a range detector and a range 
selector, wherein the range detector detects which one 
of a plurality of frequency ranges is an appropriate 
frequency range based on the frequency information of 
the input signal, and wherein the range selector con- 
firms the frequency range detected by the range detec- 
tor; 
a phase-locked loop connected to the frequency range 
selector and configured by the frequency range selector 
to generate an output signal in the frequency range 
detected by the range detector, wherein the frequency 
range selector employs frequency range hysteresis; 
a divider for dividing a frequency of the output signal; and 
a voltage comparator for conditioning a waveform of the 
input signal. 
* * * * *  
